Verilog engineer job offers
126-150 of 159 jobs
- singapore 143
- singapore 143
- Design Engineer 82
- Engineer 15
- Senior Engineer 12
- Software Engineer 7
- Hardware Engineer 5
- Manufacturing Engineer 5
- Quality Engineer 4
- Designer 3
- Electrical Engineer 3
- Developer 2
- micron 6
- omnivision technologies 4
- micron technology 3
- xilinx asia pacific 3
- mediatek 2
- meds technologies 2
- dso 1
- Apprenticeship 1
- Contractor 1
- Graduate 2
- Permanent
- Temporary
- Volunteer
- Full Time 12
- Part Time
- Today 27
- Within the last 7 days 94
-
Senior Engineer, CPU
Confidential D2, Singapore, Singapore
...to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm CPU Engineer...
30+ days ago in FounditReport -
Staff Engineer, Design Verification
Ambiq Micro Singapore, Singapore
...Verilog, C/C+, Python, Perl or Makefile Should have delivered multiple chips functioning to Specification. Identify and manage verification deliverables...
30+ days ago in JobrapidoReport -
(Sr. /Staff) ISP RTL Design Engineer
OmniVision Technologies Singapore, Singapore
Responsibilities Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis) Define ISP HW...
9 days ago in JobrapidoReport -
Senior IC Design Verification Engineer
Bitdeer Group D19, Singapore, Singapore
...Verilog, and SVA languages Strong knowledge in protocols such as SPI, UART, and I2C Possesses knowledge of firmware development and in depth understanding...
30+ days ago in JobleadsReport -
(Sr. /Staff) ISP RTL Design Engineer
Confidential Singapore, Singapore
Description Responsibilities: Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis) Define...
19 days ago in FounditReport -
(Sr. /Staff) NPU Design Engineer
OmniVision Technologies Singapore, Singapore
...Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog...
23 days ago in JobrapidoReport -
(Staff/Sr. Staff) NPU Design Engineer
OMNIVISION Singapore, Singapore
...Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog...
30+ days ago in JobrapidoReport -
Senior Staff/ Design Verification Engineer
Confidential Singapore, Singapore
...Verilog A, C, and TCL Knowledge of industry-standard interfaces. Tools proficiency in Xcelium, Spectre, Questasim, Symphony Scripting skills in languages...
30+ days ago in FounditReport -
(Sr. /Staff) SoC Design Engineer
OVT group Singapore, Singapore
...to meet or exceed the technical requirements of the SoC. You would be responsible for the successful implementation of the designs in Verilog/SystemVerilog...
30+ days ago in JobrapidoReport -
Systems Integration Engineer, Video Imaging
Confidential Singapore, Singapore
...Verilog, VHDL, RTL or other high-speed digital design methodologies Familiar with video compression, optimization and communication technologies Experience...
30+ days ago in MonsterReport -
(Sr. /Staff) SoC Design Engineer
Confidential Singapore, Singapore
...to meet or exceed the technical requirements of the SoC. You would be responsible for the successful implementation of the designs in Verilog/SystemVerilog...
30+ days ago in FounditReport -
(Staff/Sr. Staff) NPU Design Engineer
OMNIVISION Singapore, Singapore
...Engineer (Electrical & Electronics) Electrical Engineering (Antenna RF/IF). Batam We’re unlocking community knowledge in a new way. Experts add insights...
17 days ago in JobrapidoReport -
Principal Analog Mixed-Signal Design Engineer
Astera Labs Singapore, Singapore
Principal Analog Mixed-Signal Design Engineer Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and...
30+ days ago in JobrapidoReport -
Senior Analog Mixed-Signal Design Engineer
Astera Labs Singapore, Singapore
Senior Analog Mixed-Signal Design Engineer Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and...
30+ days ago in JobrapidoReport -
Senior Staff Engineer, Analog IC Design
Confidential Singapore, Singapore
...Verilog, etc. Lab testing skills to evaluate the prototype unit to the design specification. Excellent problem solving and analytical skills. Additional...
8 days ago in MonsterReport -
Senior Staff Engineer, Analog IC Design
Confidential Singapore, Singapore
...Verilog, etc A thorough understanding of the physical layout requirements and ability to perform the critical layouts for analog circuits. Lab testing...
8 days ago in MonsterReport -
Principal Analog Mixed-Signal Design Engineer
Confidential Singapore, Singapore
...Verilog RTL or DSP design concepts. Knowledge of optical transceivers. Expertise in ESD protection techniques and IC packaging methodologies. We know that...
18 days ago in FounditReport -
Staff Engineer - Digital Functional Verification
Confidential D14, Singapore, Singapore
...Verilog, C, C+, SystemVerilog Self-motivated, flexible, good communication with interpersonal skills and is a good team player who can work well with both...
26 days ago in MonsterReport -
Senior Staff Engineer, Analog IC Design
Confidential Singapore, Singapore
...Verilog, etc A thorough understanding of the physical layout requirements and ability to perform the critical layouts for analog circuits. Lab testing...
12 days ago in MonsterReport -
Senior Silicon Design Engineer (FPGA)
Advanced Micro Devices Singapore, Singapore
...Verilog Strong debug skills Scripting experience using Perl, Python, TCL, C-shell, Make and/or other scripting languages Knowledge and experience with basic...
29 days ago in JobrapidoReport -
Senior IC Mid-End Engineer (STA)
Bitdeer (NASDAQ: BTDR) Singapore, Singapore
...Verilog/SystemVerilog, RTL-to-GDSII flow, and EDA tools (Synopsys Design Compiler, Cadence Genus, PrimeTime, Innovus). Strong understanding of timing...
30+ days ago in JobrapidoReport -
Senior Analog Mixed-Signal Design Engineer
Confidential Singapore, Singapore
...Verilog RTL or DSP design concepts. Knowledge of optical transceivers. Expertise in ESD protection techniques and IC packaging methodologies. We know that...
20 days ago in FounditReport -
HIG HBM PE Senior Component Validation Engineer
Micron Technology Singapore, Singapore
HIG HBM PE Senior Component Validation Engineer Join to apply for the HIG HBM PE Senior Component Validation Engineer role at Micron Technology HIG HBM PE...
30+ days ago in JobrapidoReport -
HIG HBM Senior PE Component Validation Engineer
Micron Technology Singapore, Singapore
HIG HBM Senior PE Component Validation Engineer Join to apply for the HIG HBM Senior PE Component Validation Engineer role at Micron Technology HIG HBM...
30+ days ago in JobrapidoReport -
Engineer/Senior Engineer, NVEG PE (FDV-RSG/Infrastructure)
Confidential Singapore, Singapore
...Verilog, Synopsis VCS) is a plus Effective communication skills in written and spoken English Good multitasking and organizational skills Strong...
30+ days ago in MonsterReport
Receive alerts for this search