Verilog engineer job offers

51-75 of 163 jobs

Sort by
City
  • singapore  146
Country
  • singapore  146
Profession
  • Design Engineer  78
  • Senior Engineer  27
  • Engineer  10
  • Manufacturing Engineer  8
  • Hardware Engineer  4
  • Product Engineer  4
  • Senior Software Developer  4
  • Test Engineer  4
  • Software Engineer  3
  • Validation Engineer  3
Company
  • micron  11
  • micron technology  11
  • infineon technologies  2
  • omnivision technologies  2
  • kulicke & soffa  1
  • scientec consulting  1
  • xilinx asia pacific  1
Contract Type
  • Apprenticeship  2
  • Contractor
  • Graduate  1
  • Permanent  3
  • Temporary
  • Volunteer
Working hours
  • Full Time  5
  • Part Time
Experience
  • 0+
  • 1+
  • 2+
  • 3+
  • 4+
  • 5+
Salary
to
Publication date
  • Today  66
  • Within the last 7 days  96
  • RTL Design Engineer

    new MICHAEL PAGE INTERNATIONAL D1, Singapore, Singapore

    ...IP blocks and subsystems, from specification to silicon bring-up. Perform micro-architectural exploration and implement optimal hardware designs using Verilog...
    1 day ago in Whatjobs

    Report
  • Senior RF Engineer

    new Singapore, Singapore

    ...and debugging FPGA designs and hardware... Design & Development Assist customers in implementing FPGA designs, including writing and optimizing VHDL/Verilog...
    1 day ago in Jobleads

    Report
  • Design Engineer, Electronics

    TALENT TRADER GROUP PTE. D1, Singapore, Singapore

    ...converters) Utilizing Electronic Design Automation (EDA) tools (e... Cadence, Altium, Mentor Graphics) for schematic capture, simulation (SPICE, Verilog/VHDL)...
    3 days ago in Whatjobs

    Report
  • Principal SOC Design Engineer

    MAXLINEAR ASIA SINGAPORE PRIVATE D1, Singapore, Singapore

    ...and drive issues to closure Job Requirements: Bachelor Degree or Master's in Electronics Engineering with 8+ years of experience Expert in VHDL and Verilog...
    4 days ago in Whatjobs

    Report
  • RTL Design Engineer

    FluidTal D8, Singapore, Singapore

    ...Verilog/SystemVerilog. Familiarity with synthesis and timing constraints. Experience in working with ASIC design flows is a plus. Education Bachelor's...
    30+ days ago in Jobrapido

    Report
  • Senior/Staff Analog Engineer

    new Singapore, Singapore

    ...design PLL or clock/freq generation design. Knowledge & experience in Verilog coding a plus. Strong communication skills and good team player. J-18808-Ljbffr
    1 day ago in Jobleads

    Report
  • Senior FPGA Software Engineer

    new Singapore, Singapore

    ...VHDL/Verilog Collaborate with external parties to design and develop capabilities for FPGAs that meet Transcelestial’s needs Develop test benches and...
    1 day ago in Jobleads

    Report
  • Senior FPGA Software Engineer

    new Singapore, Singapore

    ...VHDL/Verilog Collaborate with external parties to design and develop capabilities for FPGAs that meet Transcelestial’s needs Develop test benches and...
    1 day ago in Jobleads

    Report
  • RTL Lead Engineer

    new Singapore, Singapore

    ...Verilog 3rd party IP identification, selection, and integration Collaboration with verification and FPGA teams in test plan development and debug...
    1 day ago in Jobleads

    Report
  • Architecture Chip Design Engineer

    SUNLUNE (SINGAPORE) PTE. D1, Singapore, Singapore

    Job Summary: We are seeking an experienced and highly skilled Senior AI Chip Architecture Engineer to lead the development and optimization of cutting-edge...
    2 days ago in Whatjobs

    Report
  • Digital IC Design Engineer

    Confidential Singapore, Singapore

    ...support Digital synthesis, place-and-route, Design for Test and Static timing analysis Digital functional verification and FPGA verification Fluent in Verilog...
    30+ days ago in Foundit

    Report
  • Senior/Principal Engineer, Probe

    Micron Singapore, Singapore

    ...back to our communities. Because doing so can fuel the very innovation we are pursuing. We are seeking a highly skilled and experienced Principal Engineer...
    2 days ago in Whatjobs

    Report
  • Senior/Principal Engineer, Probe

    new Singapore, Singapore

    ...back to our communities. Because doing so can fuel the very innovation we are pursuing. We are seeking a highly skilled and experienced Principal Engineer...
    1 day ago in Jobleads

    Report
  • Staff Engineer, Design Verification

    new Ambiq Micro Singapore, Singapore

    ...Verilog, C/C+, Python, Perl or MakefileShould have delivered multiple chips functioning to Specification. Identify and manage verification deliverables...
    1 day ago in Whatjobs

    Report
  • Test Solutions Engineer

    new Singapore, Singapore

    ...Verilog, Valgrind, Helgrind, etc. Is a plus. Good understanding of semiconductor device physics will be advantageous. Knowledge of Unix/Linux operating...
    1 day ago in Jobleads

    Report
  • Senior/Principal Engineer, Probe

    new Singapore, Singapore

    ...Support for New Product Design Verification: The role provides support for design verification and in-depth circuit of new products using CAD tools and Verilog...
    1 day ago in Jobleads

    Report
  • RTL Design Engineer

    Confidential D18, Singapore, Singapore

    ...design. Experience with logic simulators for both RTL and gate-level simulation, design/waveform browsers, and power analysis tools, Verilog RTL design
    8 days ago in Monster

    Report
  • Senior/Principal Engineer, Probe

    new Micron Technology Singapore, Singapore

    ...Support for New Product Design Verification: The role provides support for design verification and in-depth circuit of new products using CAD tools and Verilog...
    1 day ago in Whatjobs

    Report
  • CPU Design Engineer

    new Singapore, Singapore

    ...tools, Altium Designer, Zuken E3. Cable, FPGA IP, Verilog HDL, and lab equipment such as digital oscilloscopes and logic/protocol analyzers is a plus.
    1 day ago in Jobleads

    Report
  • (Sr. /Staff) ISP RTL Design Engineer

    new OMNIVISION Singapore, Singapore

    Responsibilities: Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis) Define ISP HW...
    1 day ago in Whatjobs

    Report
  • (Staff/Sr. Staff) NPU Design Engineer

    new Singapore, Singapore

    About the job (Staff/Sr. Staff) NPU Design Engineer Responsibilities Develop design requirements of an NPU given system level specifications. Being part of...
    1 day ago in Jobleads

    Report
  • (Staff/Sr. Staff) NPU Design Engineer

    new Singapore, Singapore

    ...Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog...
    1 day ago in Jobleads

    Report
  • RTL Verification Engineer

    Confidential D1, Singapore, Singapore

    ...Verilog, SV-OVM/SV-UVM Methodologies Good understanding of RTL concepts Good understanding of AHB/AXI protocol Expertise in PCI-e/ USB/ Ethernet Need...
    30+ days ago in Foundit

    Report
  • (Sr. /Staff) SoC Design Engineer

    new Singapore, Singapore

    About the job (Sr. /Staff) SoC Design Engineer Description You would be part of a dynamic digital SoC design team that develops state-of-the-art video...
    1 day ago in Jobleads

    Report
  • (Sr. /Staff) SoC Design Engineer

    new Singapore, Singapore

    ...to meet or exceed the technical requirements of the SoC. You would be responsible for the successful implementation of the designs in Verilog/SystemVerilog...
    1 day ago in Jobleads

    Report

« Previous 1 2 3 4 5 6 Next »

Verilog engineer job offers

Receive alerts for this search