Verilog engineer job offers

76-100 of 117 jobs

Sort by
City
  • singapore  116
Country
  • singapore  116
Profession
  • Design Engineer  48
  • Senior Engineer  16
  • Engineer  11
  • Manufacturing Engineer  7
  • Asic Design Engineer  5
  • Firmware Engineer  5
  • Product Development Engineer  5
  • Software Engineer  4
  • Validation Engineer  4
  • Electronics Engineer  2
Company
  • micron  11
  • mediatek  5
  • micron technology  5
  • charterhouse  3
  • broadcom  2
  • kulicke & soffa  1
Contract Type
  • Apprenticeship  1
  • Contractor
  • Graduate  1
  • Permanent  5
  • Temporary
  • Volunteer
Working hours
  • Full Time  6
  • Part Time
Experience
  • 0+
  • 1+
  • 2+
  • 3+
  • 4+
  • 5+
Salary
to
Publication date
  • Today  6
  • Within the last 7 days  59

  • Senior DFT Engineer

    Confidential Singapore, Singapore

    Job Description: Test Development team is seeking a DFT engineer to join exciting career on Scan, MBIST, iJTAG test development of latest 7nm MPSoC (Multi...
    9 days ago in Foundit

    Report

  • Firmware Engineer FWE120225MGA

    Confidential Singapore, Singapore

    Position: Firmware Engineer Ref: FWE120225MGA Work Location: Changi Business Park Positions: 2 Salary Range: S$ 5800. $7000 AWS: Yes Working hours: Office...
    30+ days ago in Monster

    Report

  • Staff Engineer, Design Verification

    Confidential Singapore, Singapore

    Position Overview: We are looking for an expert-level Staff Design Verification Engineer to lead complex verification initiatives for digital hardware...
    24 days ago in Foundit

    Report

  • Senior Field Applications Engineer

    Avnet Singapore Singapore, Singapore

    ...VHDL/Verilog/C+ programming Experience working on AI solutions development using Caffe, Tensorflow, Keras, Pytorch frameworks is a strong plus. Experience...
    30+ days ago in Talent.com

    Report

  • 6G Communication System Engineer

    Confidential Singapore, Singapore

    ...3G, 4G, 5G, and beyond. Hands-on experience in practical implementation for wireless communication system. Programming skill in C/C+, Matlab, Python, Verilog...
    30+ days ago in Monster

    Report

  • Senior/Staff Analog Engineer

    Confidential D20, Singapore, Singapore

    ...a plus: ADC-DAC design PLL or clock/freq generation design. Knowledge & experience in Verilog coding a plus. Strong communication skills and good team player.
    30+ days ago in Monster

    Report

  • Architecture Chip Design Engineer

    Confidential D14, Singapore, Singapore

    Job Summary: We are seeking an experienced and highly skilled Senior AI Chip Architecture Engineer to lead the development and optimization of cutting-edge...
    30+ days ago in Monster

    Report

  • Senior/Principal Engineer, Probe

    Singapore, Singapore

    ...back to our communities. Because doing so can fuel the very innovation we are pursuing. We are seeking a highly skilled and experienced Principal Engineer...
    21 days ago in Jobleads

    Report

  • Embedded Design Engineer

    D19, Singapore, Singapore

    ...Proficiency in MCU/MPU/SoC embedded system platform design and programming. Experience with Xilinx FPGA technologies and Vivado tools, with skills in Verilog...
    30+ days ago in Jobleads

    Report

  • (Staff/Sr. Staff) NPU Design Engineer

    OMNIVISION Singapore, Singapore

    ...Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog...
    24 days ago in Whatjobs

    Report

  • Test Solutions Engineer

    Singapore, Singapore

    ...Verilog, Valgrind, Helgrind, etc. Is a plus. Good understanding of semiconductor device physics will be advantageous. Knowledge of Unix/Linux operating...
    28 days ago in Jobleads

    Report

  • Test Solutions Engineer

    Confidential Singapore, Singapore

    ...Verilog, Valgrind, Helgrind, etc is a plus Good understanding of semiconductor device physics will be advantageous Knowledge of Unix/Linux operating system...
    24 days ago in Monster

    Report

  • Staff/Senior Engineer, ASIC Design

    Confidential Singapore, Singapore

    Position Overview: The Senior/Staff Design Engineer will be responsible for developing micro-architecture for ISP and CV related algorithms, utilizing RTL...
    30+ days ago in Monster

    Report

  • (Staff/Sr. Staff) NPU Design Engineer

    OMNIVISION Singapore, Singapore

    ...Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog...
    30+ days ago in Talent.com

    Report

  • (Sr. /Staff) NPU Design Engineer

    Confidential Singapore, Singapore

    ...Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog...
    21 days ago in Monster

    Report

  • High Energy Efficiency Chip Verification Engineer

    Confidential Singapore, Singapore

    ...Verilog. Proficiency in python/perl/tcl/shell. Must (one of them). Prefer experience with chip CP/FT test. Prefer experience with management capabilities is...
    30+ days ago in Monster

    Report

  • Graduate Engineer, Digital IC Verification

    Singapore, Singapore

    Espressif is looking for a Verification Engineer to join our growing and dynamic team. In this role, you will be responsible for developing block, subsystem...
    29 days ago in Jobleads

    Report

  • (Sr. /Staff) SoC Design Engineer

    Confidential Singapore, Singapore

    ...to meet or exceed the technical requirements of the SoC. You would be responsible for the successful implementation of the designs in Verilog/SystemVerilog...
    21 days ago in Monster

    Report

  • NPU ASIC IC Design Engineer Entry-Level

    Confidential Singapore, Singapore

    ...Verilog, Python, Linux PREFERRED QUALIFICATIONS AND EXPERIENCE: SystemVerilog, Univeral Verification Methodology C+ Git, Jenkins, Continuous...
    30+ days ago in Monster

    Report

  • Senior Staff/Principal Analog Engineer

    Confidential D20, Singapore, Singapore

    ...a plus: ADC-DAC design PLL or clock/freq generation design. Knowledge & experience in Verilog coding a plus. Strong communication skills and good team player.
    24 days ago in Foundit

    Report

  • High Speed Digital Design Engineer

    Confidential Singapore, Singapore

    ...Verilog HDL coding and EDA tools for synthesis and timing analysis... Experience with high-speed interfaces (e... DDR, SerDes, PCIe) is a plus... Strong...
    30+ days ago in Monster

    Report

  • Standard Cell Library Design Engineer

    Confidential D27, Singapore, Singapore

    ...verilog, lef. Lib and other industry standard EDA models Familiarity with EDA tools used in STA and PnR Experience with. Lib syntax including NLDM/CCS/LVF...
    15 days ago in Monster

    Report

  • Senior IC Design Verification Engineer

    D19, Singapore, Singapore

    ...Verilog, and SVA languages Strong knowledge in protocols such as SPI, UART, and I2C Possesses knowledge of firmware development and in depth understanding...
    30+ days ago in Jobleads

    Report

  • Senior Design Engineer, Digital IC / SOC

    Confidential Singapore, Singapore

    ...support. Job requirements: Bachelor's degree or above in EE or related fields. Minimum 8 years and above of related working experience. Proficient in Verilog...
    30+ days ago in Monster

    Report

  • HIG HBM PE Component Validation Engineer

    Singapore, Singapore

    ...sustainability, and giving back to our communities. Because doing so can fuel the very innovation we are pursuing. As an HBM Component Validation Engineer...
    15 days ago in Jobleads

    Report

« Previous 1 2 3 4 5 Next »

Verilog engineer job offers

Receive alerts for this search

Manage my alerts